

OLED DISPLAY MODULE

Product Specification

CUSTOMER	Standard	
PRODUCT NUMBER	DD-12832YW-1B	
CUSTOMER APPROVAL		Date

INTERNAL APPROVALS						
Product Mgr Doc. Control Electr. Eng						
Bruno	Richard	SZU WEI				
Recaldini	Applin	CHEN				



TABLE OF CONTENTS

1	MA	AIN FEATURES	4
2	MF	CHANICAL SPECIFICATION	5
	2.1	MECHANICAL CHARACTERISTICS	5
	2.2	MECHANICAL DRAWING	
3	EL	ECTRICAL SPECIFICATION	7
	3.1	ABSOLUTE MAXIMUM RATINGS	
	3.2	ELECTRICAL CHARACTERISTICS	
	3.3 3.4	INTERFACE PIN ASSIGNMENT BLOCK DIAGRAM	
	3.5	TIMING CHARACTERISTICS	
4	OP	TICAL SPECIFICATION	. 17
	4.1	OPTICAL CHARACTERISTICS	
5	FU	NCTIONAL SPECIFICATION	
	5.1	COMMANDS	
	5.2	POWER UP/DOWN SEQUENCE	
	5.3	RESET CIRCUIT.	. 19
	5.4	ACTUAL APPLICATION EXAMPLE	
6	PA	CKAGING AND LABELLING SPECIFICATION	
	6.1	LABELLING & MARKING	
7	QU	ALITY ASSURANCE SPECIFICATION	. 23
	7.1	CONFORMITY	
	7.2 7.3	DELIVERY ASSURANCE DEALING WITH CUSTOMER COMPLAINTS	
0		LIABILITY SPECIFICATION	
8			
	8.1 8.2	RELIABILITY TESTS LIFE TIME	-
•			
9		NDLING PRECAUTIONS	
	9.1 9.2	HANDLING PRECAUTIONS STORAGE PRECAUTIONS	
	9.2 9.3	DESIGNING PRECAUTIONS	
	9.4	OTHER PRECAUTIONS	
	9.5	PRECAUTIONS WHEN DISPOSING OF THE OEL DISPLAY MODULES	. 32
1	0 SU	PPORTED ACCESSORIES	.33
	10.1	DUO KIT	
	10.2	TRANSITION BOARD CARD	
	10.3 10.4	CONNECTOR BOARD CARD	
	10.1		

Product No.	DD-12832YW-1B	REV. A	Dago	2/22
Floutet No.			Page	2733



REVISION RECORD

Rev.	Date	Page	Chapt.	Comment	ECR no.
A	18 Nov 13			 Upgraded model from DD- 12832YW-1A SSD1305→SSD1309 Improved Operation and storage temperature range Improved life time Revised ICC current Timing characteristics SW register setting Packaging 	

Product No.	DD-12832YW-1B	REV. A	Daga	2/22
Flouuet No.			Page	3/33



1 MAIN FEATURES

ITEM	CONTENTS		
Display Format	128 x 32 Dots		
Overall Dimensions	62.00 x 24.00 x 2.00 mm		
Colour	Monochrome Yellow		
Active Area	55.02 x 13.10 mm		
Display Mode	Passive Matrix (2.23")		
Driving Method	1/32 duty		
Driver IC	SSD1309		
Operating temperature	-40 ~ +85		
Storage temperature	-40 ~ +90		

Product No.	DD-12832YW-1B	REV. A	Daga	4/22
Floduct No.			Page	4/33




2 MECHANICAL SPECIFICATION

2.1 MECHANICAL CHARACTERISTICS

ITEM	CHARACTERISTIC	UNIT
Display Format	128 x 32 Dots	Dots
Overall Dimensions	62.00 x 24.00 x 2.00	mm
Active Area	55.02 x 13.10	mm
Dot Size	0.41 x 0.39	mm
Dot Pitch	0.43 x 0.41	mm
Weight	5.82±10%	g
IC Controller/Driver	SSD1309	

Product No.	DD-12832YW-1B	REV. A	Daga	5 / 22
Product No.			Page	5/33





2.2 MECHANICAL DRAWING



3 ELECTRICAL SPECIFICATION

3.1 ABSOLUTE MAXIMUM RATINGS

			1	VSS =	0 V, Ta = 25 °
Item	Symbol	Min	Max	Unit	Note
Supply Voltage for logic	V _{DD}	-0.3	4.0	V	1.2
Supply voltage for Display	Vcc	0	15	V	1, 2
Operating Temperature	Тор	-40	85	°C	3
Storage Temperature	Tstg	-40	90	°C	3
Life Time (120 cd/m^2)		40,000	-	Hour	4
Life Time (100 cd/m ²)		100,000	-	Hour	4
Life Time (80 cd/m ²)		150,000	-	Hour	4
Static Electricity Be sure that you are grounded when handling displays.					

Note 1: All the above voltages are on the basis of "VSS = 0V".

- Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.
- Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.
- Note 4: VCC = 12.5V, Ta = $25^{\circ}C$, 50° Checkerboard. Software configuration follows Section 5.4 Initialization. End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Supply Voltage	V _{DD}		1.65	2.8	3.3	V
Supply Voltage for Display	Vcc	Note 5	12	12.5	13.0	V
High Level Input	V _{IH}		$0.8 \mathrm{x} \mathrm{V}_\mathrm{DD}$	-	V _{DD}	V
Low Level Input	V _{IL}	I _{OUT} =0.1mA	0	-	0.2 x V _{DD}	V
High Level Output	V _{OH}	, 3.3MHz	0.9 x V _{DD}	-	V _{DD}	V
Low Level Output	V _{OL}		0	-	0.1 x Vdd	V
Operating current for VDD	Idd		-	180	300	μΑ
		Note 6	-	12.0	15.0	
Operating current for Vcc	Icc	Note 7		19.9	24.9	mA
		Note 8		37.9	47.4	
Sleep mode current for VDD	Idd sleep		-	1	5	μΑ
Sleep mode current for Vcc	ICC SLEEP		-	2	10	μΑ

3.2 ELECTRICAL CHARACTERISTICS

Note 5: Brightness (Lbr) and Supply Voltage for Display (VCC) are subject to the change of the panel characteristics and the customer's request.

Note 6: VDD = 2.8V, VCC = 12.5V, 30% Display Area Turn on.

Note 7: VDD = 2.8V, VCC = 12.5V, 50% Display Area Turn on.

Note 8: VDD = 2.8V, VCC = 12.5V, 100% Display Area Turn on.

*Software configuration follows Section 5.4 Initialization

Product No.	DD-12832YW-1B	REV. A	Page	0/22
Product No.			Fage	8/33



3.3 INTERFACE PIN ASSIGNMENT

No.	Symbol		Function				
1	N.C.(GND)	Reserved Pin (Supporting Pin The supporting pins can reduce the These pins must be connected to ex	influences from	m stresses on t	the function pins.		
2	VLSS	Ground of Analog Circuit This is an analog ground pin. It s	should be cor	nected to VS	SS externally		
3	VSS		This is a ground pin. It also acts as a reference for the logic pins, the OE driving voltages, and the analog circuits. It must be connected to externa				
4	N.C.	No Connection					
5	VDD	Power Supply for Logic Cir This is a voltage supply pin. It m		cted to exter	nal source.		
6	BS1	Communicating Protocol Select					
7	BS2	- These pins are MCU interface s I ² C 4-wire Serial 8-bit 68XX Parallel 8-bit 80XX Parallel	BS1 1 0 0 1	BS2 0 0 1 1	owing table:		
8	CS#	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.					
9	RES#	Power Reset for Controller This pin is reset signal input. Wh is executed.	and Driver		ation of the chip		
10	D/C#	Data/Command ControlThis pin is Data/Command control pin. When the pin is pulled high, the input atD7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0will be transferred to the command register. For detail relationship to MCUinterface signals, please refer to the Timing Characteristics Diagrams.When the pin is pulled high and serial interface mode is selected, the data atSDIN is treated as data. When it is pulled low, the data at SDIN will betransferred to the command register. In I2C mode, this pin acts as SA0 for slave					
11	R/W#	address selection. Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low.					
12	E/RD#	Read/Write Enable or Read This pin is MCU interface input. W microprocessor, this pin will be use operation is initiated when this pin When connecting to an 80XX-micr signal. Data read operation is initiate pulled low.	ed as the Enable is pulled high a oprocessor, thi	e (E) signal. R and the CS# is s pin receives	ead/write pulled low. the Read (RD#)		


Product No.	DD-12832YW-1B	REV. A]	Daga	0/22
				Page	9733



13~20	D0~D7	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I2C mode is selected, D2 & D1 should be tied together and serve as SDAout &SDAin in application and D0 is the serial clock input SCL. Unused pins must be connected to Vss except for D2 in serial mode.
21	IREF	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current at 10uA.
22	VCOMH	Voltage Output High Level for COM signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and VSS.
23	VCC	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be supplied externally.
24	N.C.(GND)	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.

Product No.	DD-12832YW-1B	REV. A	Dago	10/22
Product No.			Page	10/33

3.4 BLOCK DIAGRAM



MCU Interface Selection: BS1 and BS2 Pins connected to MCU interface: D7~D0, E/RD#, R/W#, D/C#, RES# and CS#.

C1, C3:	0.1µF
C2:	4.7µF
C4:	10µF
C5:	4.7µF/25V Tantalum Capacitor
R1:	910 k Ω , R1 = (Voltage at IREF – VSS) / IREF


Product No.	DD-12832YW-1B	REV. A	Page	11/22
Flouuct No.			rage	11/33

3.5 TIMING CHARACTERISTICS

3.5.1 AC CHARACTERISTICS

3.5.1.1 68XX-Series MPU Parallel Interface Timing Characteristics


	V_{DD} - V_{SS} =	1.65V to 3	.3V, Ta=25°C				
Symbol	Description	Min	Max	Unit			
tcycle	System Cycle Time	300	-	ns			
t _{AS}	Address Setup Time	20	-	ns			
t _{AH}	Address Hold Time	0	-	ns			
t _{DSW}	Write Data Setup Time	40	-	ns			
tDW	Data Write Time	80	-	ns			
t _{DHW}	Write Data Hold Time	20	-	ns			
t _{DHR}	Read Data Hold Time	20	-	ns			
t _{OH}	Output Disable Time	-	70	ns			
t _{ACC}	Access Time	-	140	ns			
DW	Chip Select Low Pulse Width (Read) Chip Select	120					
PW_{CSL}	Low Pulse width (Write)	60	1 -	ns			
DU	Chip Select High Pulse Width (Read) Chip Select	60					
PW_{CSH}	High Pulse Width (Write)	60	1 -	ns			
t _R	Rise Time	-	40	ns			
t _F	Fall Time	-	40	ns			



Product No.	DD-12832YW-1B	REV. A]	Dego	12/22
Product No.				Page	12/33

	V_{DD} - V_{S}	s = 1.65 V to	.65V to 3.3V, Ta=25°C			
Symbol	Description	Min	Max	Unit		
tcycle	Clock Cycle Time	300	-	ns		
t _{AS}	Address Setup Time	20	-	ns		
t _{AH}	Address Hold Time	0	-	ns		
tDW	Data Write Time	70	-	ns		
t _{DSW}	Write Data Setup Time	40	-	ns		
t _{DHW}	Write Data Hold Time	15	-	ns		
t _{DHR}	Read Data Hold Time	20	-	ns		
t _{OH}	Output Disable Time	-	70	ns		
t _{ACC}	Access Time	-	140	ns		
t _{PWLR}	Read Low Time	120	-	ns		
t _{PWLW}	Write Low Time	60	-	ns		
t _{PWHR}	Read High Time	60	-	ns		
t _{PWHW}	Write High Time	60	-	ns		
t _{CS}	Chip Select Setup Time	0	-	ns		
t _{CSH}	Chip Select Hold Time to Read Signal	0	-	ns		
t _{CSF}	Chip Select Hold Time	20	-	ns		
t _R	Rise Time	_	40	ns		
t _F	Fall Time	-	40	ns		


3.5.1.2 80XX-Series MPU Parallel Interface Timing Characteristics



(Read Timing)

Product No.	DD-12832YW-1B	REV. A	Dago	12/22
Product No.			Page	13/33






3.5.1.3 Serial Interface Timing Characteristics

	V_{DD} - V_{SS} =	$V_{DD}-V_{SS} = 1.65V$ to 3.3V, Ta=25°C				
Symbol	Description	Min	Max	Unit		
tcycle	Clock Cycle Time	100	-	ns		
t _{AS}	Address Setup Time	15	-	ns		
t _{AH}	Address Hold Time	15	-	ns		
t _{CSS}	Chip Select Setup Time	20	-	ns		
t _{CSH}	Chip Select Hold Time	50	-	ns		
tDW	Data Write Time	55	-	ns		
t _{DSW}	Write Data Setup Time	15	-	ns		
t _{DHW}	Write Data Hold Time	15	-	ns		
t _{CLKL}	Serial Clock Low Time	50	-	ns		
t _{CLKH}	Serial Clock High Time	50	-	ns		
t _R	Rise Time	-	40	ns		
t _F	Fall Time	-	40	ns		

Product No.	DD-12832YW-1B	REV. A	Daga	14/33
Product No.			Page	14/33





D4

D3

D2

D1

D0

D7


D6

D5

Product No.	DD-12832YW-1B	REV. A	Daga	15/22
Product No.			Page	15/33



	$V_{DD}-V_{SS} = 1.65V$ to 3.3V, Ta=25°C				
Symbol	Description	Min	Max	Unit	
tcycle	Clock Cycle Time	2.5	-	us	
t _{HSTART}	Start Condition Hold Time	0.6	-	us	
t _{HD}	Data Hold Time (for "SDAOUT" Pin) Data Data Hold Time (for SDAin Pin)			ns	
	Hold Time (for "SDAIN" Pin)	300			
t _{SD}	Data Setup Time	100	-	ns	
t _{SSTART}	Start Condition Setup Time (Only relevant for a repeated Start condition)	0.6	-	us	
t _{SSTOP}	Stop Condition Setup Time	0.6	-	us	
t _R	Rise Time for Data and Clock Pin		300	ns	
t _F	Fall Time for Data and Clock Pin		300	ns	
t _{IDLE}	Idle Time before a New Transmission can Start	1.3	-	us	



Product No.	DD-12832YW-1B	REV. A	Page	16/22
Floduct No.			rage	16/33

4 OPTICAL SPECIFICATION

4.1 OPTICAL CHARACTERISTICS

Characteristics	Symbol	Condition	Min	Тур	Max	Unit
Brightnes	L _{br}	Note 5 on page 8	100	120	-	cd/m ²
CLE (White)	(X)	C.I.E. 1931	0.46	0.50	0.54	
C.I.E.(White)	(Y)	C.I.E. 1931	0.45	0.49	0.53	-
Dark Room Contrast	CR		-	>10,000:1	-	-
Viewing Angle				Free	-	degree

* Optical measurement taken at $V_{DD} = 2.8V$, $V_{CC} = 12.5V$. Software configuration follows Section 5.4 Initialization

Product No.	DD-12832YW-1B	REV. A	Daga	17/22
Product No.			Page	17733

FUNCTIONAL SPECIFICATION 5

5.1 COMMANDS

Please refer to the Technical Manual for the SSD1305

5.2 POWER UP/DOWN SEQUENCE

To protect panel and extend the panel lifetime, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the panel enough time to complete the action of charge and discharge before/after the operation.


5.2.1 POWER UP SEQUENCE


1. Power up V_{DD} 2. Send Display off command 3. Initialization 4. Clear Screen 5.Power up Vcc 6. Delay 100ms (when VDD is stable)


7. Send Display on command

5.2.2 POWER DOWN SEQUENCE

- 1. Send Display off command
- 2. Power down V_{CC}
- 3. Delay 100ms (When V_{CC} reach 0 and panel is completely discharges)







Note 9:

1) Since an ESD protection circuit is connected between VDD, and VCC inside the driver IC, VCC becomes lower than VDD whenever VDD is ON and VCC is OFF. 2) VCC should be kept float (disable) when it is OFF.

3) Power Pins (VDD, VCC) can never be pulled to ground under any circumstance.

4) VDD should not be power down before VCC power down.

Draduat Na	DD-12832YW-1B	REV. A]	Daga	10/22
Product No.				Page	18/33



5.3 RESET CIRCUIT

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 128x64 Display mode

3. Normal segment and display data colume and row address mapping (SEG0 mapped to


- column address 00h and COM0 mapped to row address 00h)
- 4. Shift register data clear in serial interface
- 5. Display start line is set at display RAM address 0
- 6. Column address counter is set at 0
- 7. Normal scan direction of the COM outputs
- 8. Contrast control register is set at 80h
- 9. Normal display mode (Equivalent to A4h command)

Product No.	DD-12832YW-1B	REV. A	Dago	10/33
Product No.			Page	19/33

5.4 ACTUAL APPLICATION EXAMPLE

Command usage and explanation of an actual example

<Power up sequence>




If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

Product No.	DD-12832YW-1B	REV. A]	Dago	20/22
Product No.				Page	20/33




<Power down sequence>



Product No	DD-12832YW-1B	REV. A	Dago	21/22
Product No.			Page	21/33



6 PACKAGING AND LABELLING SPECIFICATION



Item			Quantity
Holding Trays	(A)	15	per Primary Box
Total Trays	(B)	16	per Primary Box (Including 1 Empty Tray)
Primary Box	(C)	1~4	per Carton (4 as Major / Maximum)

6.1 LABELLING & MARKING

	DENSITRON DD-12832YW-1B TW YY MM			
Product No.	DD-12832YW-1B	REV. A	Page	22 / 33



7 QUALITY ASSURANCE SPECIFICATION

7.1 CONFORMITY


The performance, function and reliability of the shipped products conform to the Product Specification.

7.2 DELIVERY ASSURANCE

7.2.1 DELIVERY INSPECTION STANDARDS

IPC-AA610, class 2 electronic assembly's standard

7.2.2 Zone definition



7.2.3 Environment Required

Test and measurement to be conducted under following conditions

Temperature:	23±5°C
Humidity:	55±15%RH
Fluorescent lamp:	30 W
Distance between the Panel & Eyes of the Inspector:	≧ 30cm
Distance between the Panel & the lamp:	≧50cm

7.2.4 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1	Defects in Cosmetic Check (Display Off)

Droduct No.	DD-12832YW-1B	REV. A]	Page	22/22
Product No.				Page	23/33



Check Item	Classification	Criteria
Panel General Chipping	Minor	X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge)

7.2.5 Cosmetic Check (Display Off) in Non Active Area

Product No	DD-12832YW-1B	REV. A	Dago	24/22
Product No.			Page	24/33



Check Item	Classification	Criteria
Panel Crack	Minor	Any crack is not allowable.
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	
Terminal Lead Prober Mark	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any

Product No	DD-12832YW-1B	REV. A	Daga	25/22
Product No.			Page	25/33




7.2.6 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary

	I	
Check Item	Classification	Criteria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	$\begin{array}{lll} \Phi \leq 0.1 & \mbox{ Ignore} \\ 0.1 < \Phi \leq 0.25 & \mbox{ n} \leq 1 \\ 0.25 < \Phi & \mbox{ n} = 0 \end{array}$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	$\Phi \le 0.5$ → Ignore if no Influence on Display $0.5 < \Phi$ n = 0
Fingerprint, Flow Mark (On Polarizer)	Minor	Not Allowable

* Protective film should not be tear off when cosmetic check.

** Definition of W & L & Φ (Unit: mm): Φ = (a + b) / 2



Product No.	DD-12832YW-1B	REV. A]	Dago	26/33
Product No.				Page	20/33



Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	

7.2.7 Pattern Check (Display On) in Active Area

Product No	DD-12832YW-1B	REV. A]	Daga	27/22
Product No.				Page	21/33

7.3 DEALING WITH CUSTOMER COMPLAINTS

7.3.1 Non-conforming analysis

Purchaser should supply Densitron with detailed data of non-conforming sample. After accepting it, Densitron should complete the analysis in two weeks from receiving the sample.

If the analysis cannot be completed on time, Densitron must inform the purchaser.

7.3.2 Handling of non-conforming displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of nonconforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.

Product No	DD-12832YW-1B	REV. A]	Dago	20/22
Product No.				Page	28/33



8 RELIABILITY SPECIFICATION

8.1 RELIABILITY TESTS

Test Item	Test Condition	Evaluation and assessment
High Temperature Operation	85°C, 500 hours	No abnormalities in function and appearance
Low Temperature Operation	-40°C, 500 hours	No abnormalities in function and appearance
High Temperature Storage	90°C, 500 hours	No abnormalities in function and appearance
Low Temperature Storage	-40°C, 500 hours	No abnormalities in function and appearance
High Temperature/Humidity Operation	60°C, 90%RH, 240 hours	No abnormalities in function and appearance
Thermal Shock	100 cycles of -40°C ↔85°C 30 mins dwell	No abnormalities in function and appearance

• The samples used for above tests do not include polarizer.

• No moisture condensation is observed during tests.

8.1.1 FAILURE CHECK STANDARD

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure teat at 23 ± 5 °C; $55\pm15\%$ RH

8.2 LIFE TIME

Item	Description					
1	Function, performance, appearance, etc. shall be free from remarkable deterioration for minimum: 40,000 hours under 120 cd/m ² brightness 100,00 hours under 100 cd/m2 brightness 150,000 hours under 80 cd/m2 brightness and 50% Checkerboard, humidity (50% RH), and in area not exposed to direct sunlight.					
2	End of lifetime is specified as 50% of initial brightness.					
3	Reduction in operating brightness will result in an extension of half-life obviously.					

Product No.	DD-12832YW-1B	REV. A	Dago	20 / 22
Product No.			Page	29/33



9 HANDLING PRECAUTIONS

9.1 HANDLING PRECAUTIONS


- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.

* Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer: * Water

- * Water * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.

* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.

Product No.	DD-12832YW-1B	REV. A	Daga	20/22
			Page	30 / 33



* Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.

- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

9.2 STORAGE PRECAUTIONS

1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less

than 0° C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Densitron Technologies Plc.) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

9.3 DESIGNING PRECAUTIONS

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: US2066

Product No.	DD-12832YW-1B	REV. A]	Page	21/22
				Fage	31/33



* Connection (contact) to any other potential than the above may lead to rupture of the IC.

9.4 OTHER PRECAUTIONS

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes

* Pattern layouts such as the FPC

3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.

* Design the product and installation method so that the OEL driver may be shielded from light in actual usage.

* Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.

- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

9.5 PRECAUTIONS WHEN DISPOSING OF THE OEL DISPLAY MODULES

1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

Product No	DD-12832YW-1B	REV. A	Daga	22/22
Product No.			Page	32/33



10 SUPPORTED ACCESSORIES

10.1 DUO KIT

Densitron has developed an easy to use yet powerful development and demonstration tool for driving its range of Passive Matrix OLED displays from the USB port of a PC. DUO (Densitron USB OLED) kit is hot pluggable and does not require extra cables or power supply to run, allowing users to be up and running in minutes.

The kit consists of an OLED display with transition Board, USB controller card, mini USB cable and a CD with software application and drivers.



Part number: PDK-N-12832YW-1B

10.2 TRANSITION BOARD CARD

A Transition board card is like a daughterboard which is meant to be a circuit board for connections between the baseboards (DUO).

It has connector pins for interfacing between the display and the baseboards.

It also includes the OLED display.

Part number: PDT-N-12832YW-1B

10.3 CONNECTOR BOARD CARD

A Connector board card is also a daughterboard which is a circuit board for connection between a microprocessor or microcontroller (customer's system).

Part number: EVK-CONNECT-015

10.4 CONNECTOR

Т	Type: ZIF connector								
	No. of connections	Pitch (mm)	Manufacturer	Manufacturer part no.	Distributor part no.				
	24	0.50	Omron	XF2M-2415-1A	Farnell/1112559 Digikey/ OR721CT-ND				

Product No.	DD-12832YW-1B	REV. A]	Page	22/22
				Fage	33/33