

LIQUID CRYSTAL DISPLAY MODULE

Product Specification

CUSTOMER	Standard
CUSTOMER PART NUMBER	
PRODUCT NUMBER	DBC-24032027-1A0

Product Mgr	Design Eng
Bruno Recaldini	Luo Luo
Date: 10-Feb-12	Date: 10-Feb-12

 Product No.
 DBC-24032027-1A0
 REV. 2.1
 Page
 1 / 24



TABLE OF CONTENTS

1	MA	AIN FEATURES	4
2	MI	ECHANICAL SPECIFICATION	5
	2.1 2.2	MECHANICAL CHARACTERISTICS MECHANICAL DRAWING	6
	2.3	SERIAL LABEL / PRINT	7
3	EL	ECTRICAL SPECIFICATION	8
	3.1 3.2 3.3	ABSOLUTE MAXIMUM RATINGS ELECTRICAL CHARACTERISTICS INTERFACE PIN ASSIGNMENT	8
	3.3 3.4	TIMING CHARACTERISTICS	
	3.5	POWER SEQUENCE	-
4	OP	TICAL SPECIFICATION	17
	4.1	OPTICAL CHARACTERISTICS	17
5	BA	CKLIGHT SPECIFICATION	19
	5.1 5.2	LED DRIVING CONDITIONS LED CIRCUIT	
6	QU	JALITY ASSURANCE SPECIFICATION	20
	6.1 6.2 6.3	DEFECTIVE DISPLAY AND SCREEN QUALITY SCREEN AND OTHER APPEARANCE DEALING WITH CUSTOMER COMPLAINTS	21
7	RE	LIABILITY SPECIFICATION	23
	7.1	RELIABILITY TESTS	23
8	HA	NDLING PRECAUTIONS	24

Product No.

Page 2 / 24



REVISION RECORD

Rev.	Date	Page	Chapt.	Comment	ECN no.
2.0				First Issue	
2.1	10-Feb-12	7	2.3	Added Serial Label / Print	

Product No. DBC-24032027-1A0 REV. 2.1

Page 3 / 24



1 MAIN FEATURES

ITEM	CONTENTS			
Screen Size	2.7" Diagonal			
Display Format	240 x RGB x 320 Dots			
N° of Colour	262k			
Overall Dimensions	47.00 mm (H) x 66.00 mm (V) x 2.89 mm (D)			
Active Area	41.04 mm (H) x 54.72 mm (V)			
LCD Type	TFT			
Mode	Sunlight Readable			
Interface	6-bit RGB, parallel input			
Backlight Type	LED			
Operating Temperature	-20°C ~ +70°C			
Storage Temperature	-30°C ~ +80°C			
RoHS compliant	Yes			

Product No.

DBC-24032027-1A0 REV. 2.1 Page 4 / 24



2 MECHANICAL SPECIFICATION

2.1 MECHANICAL CHARACTERISTICS


ITEM	CHARACTERISTIC	UNIT
Display Format	240 x RGB x 320	Dots
Overall Dimensions	47.00 mm (H) x 6600 mm (V) x 2.89 mm (D)	mm
Bezel Opening Area	43.74 (H) x 57.42 (V)	mm
Active Area	41.04 mm (H) x 54.72 mm (V)	mm
Dot Pitch	57.0 (H) x RGB x 171.0 (V)	μm
Weight	19.0	g

Product No.

DBC-24032027-1A0 REV. 2.1

Page 5/24





2.2 MECHANICAL DRAWING



2.3 SERIAL LABEL / PRINT

The label / print indicates the least significant digit of manufacture year (1digit), manufacture month with below alphabet (1letter), model code (4 or 5 characters), serial number (6 digits).

* Label / Print Contents

* * ****(*) ****** a b c d

where:

- a The least significant digit of manufacturing year
- b Manufacturing Month: Jan-A, Feb-B, Mar-C, Apr-D, May-E, Jun-F, Jul-G, Aug-H, Sep-I, Oct-J, Nov-K, Dec-L
- c Model code 27BTC →Made in Japan 27BVC →Made in Malaysia 27BYC →Made in China
- d Serial number, like "000125"

Examples:

Made in Japan 2D27BTC000125 means "manufactured in April 2012, model 27BTC, serial number 000125"

Made in Malaysia 2D27BVC000125 means "manufactured in April 2012, model 27BVC, serial number 000125"

Made in China 2D27BYC000125 means "manufactured in April 2012, model 27BYC, serial number 000125"

luct No. DBC-24032027-1A0 REV. 2.1

Page 7 / 24



3 ELECTRICAL SPECIFICATION

3.1 ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Condition	Min	Мах	Unit	Applicable terminal
Supply Voltage	VDD		-0.3	4.6	V	VDD
Input Voltage for Logic	VI	Ta=25°C	-0.3	VDD+0.3	V	CLK, VSYNC, HSYNC, DE, D[05;00], D[15;10], D[25;20], STBYB, RESETB, TEST1,TEST2

3.2 ELECTRICAL CHARACTERISTICS

Item	Symbol	Condition	Min	Тур	Мах	Unit	Applicable terminal
Supply Voltage	VDD		2.7	3.0	3.6	V	VDD
Input Voltage for Logic	VI		0	-	VDD	V	CLK, VSYNC, HSYNC, DE, D[05;00], D[15;10], D[25;20], STBYB, RESETB, TEST1,TEST2
	VIH		0.7xVDD	-	VDD	V	CLK, VSYNC, HSYNC, DE,
Input Voltage for Logic	VIL		0	-	0.3xVDD	V	STBYB, RESETB, D[05:00]; D[15:10], D[25:20] TEST1,TEST2
Current Consumption	IDD	fCLK=6.25MHz Colour bar display	-	8.0	16.0	mA	VDD

Product No.

DBC-24032027-1A0 REV. 2.1

Page 8 / 24



3.3 INTERFACE PIN ASSIGNMENT

3.3.1 LCM PIN ASSIGNMENT

1VSSGround2VSSGround3VDDPower supply4VDDPower supply5VSSGround6RESETBReset signal. When RESETB is Lo, an in7HSYNCHorizontal sync signal input. (Low active)8VSYNCVertical sync signal input. (Low active)9CLKClock signal for data latching and interna controller10VSSGround11D00Found	
3VDDPower supply4VDDPower supply5VSSGround6RESETBReset signal. When RESETB is Lo, an in7HSYNCHorizontal sync signal input. (Low active)8VSYNCVertical sync signal input. (Low active)9CLKClock signal for data latching and interna controller10VSSGround	
4 VDD Power supply 5 VSS Ground 6 RESETB Reset signal. When RESETB is Lo, an in 7 HSYNC Horizontal sync signal input. (Low active) 8 VSYNC Vertical sync signal input. (Low active) 9 CLK Clock signal for data latching and interna controller 10 VSS Ground	
5VSSGround6RESETBReset signal. When RESETB is Lo, an in7HSYNCHorizontal sync signal input. (Low active)8VSYNCVertical sync signal input. (Low active)9CLKClock signal for data latching and interna controller10VSSGround	
6RESETBReset signal. When RESETB is Lo, an in7HSYNCHorizontal sync signal input. (Low active)8VSYNCVertical sync signal input. (Low active)9CLKClock signal for data latching and interna controller10VSSGround	
7HSYNCHorizontal sync signal input. (Low active)8VSYNCVertical sync signal input. (Low active)9CLKClock signal for data latching and interna controller10VSSGround	
8 VSYNC Vertical sync signal input. (Low active) 9 CLK Clock signal for data latching and interna controller 10 VSS Ground	ternal reset is performed
9CLKClock signal for data latching and interna controller10VSSGround	
9 CLK controller 10 VSS Ground	
	I counter of the timing
11 D00	
12 D01 Display data (B)	
13 D02 00h: Black	
14 D03 D00:LSB D05:MSB	
15 D04 Driver has internal gamma conversion.	
16 D05	
17 D10	
18 D11 Display data (G)	
19 D12 00h: Black	
20 D13 D10:LSB D15:MSB	
21 D14 Driver has internal gamma conversion.	
22 D15	
23 D20	
24 D21 Display data (R)	
25 D22 00h: Black	
26 D23 D20:LSB D25:MSB	
27 D24 Driver has internal gamma conversion.	
28 D25	
29 VSS Ground	
30 DE Input data effective signal (it is effective f	or the period of "H")
31 STBYB Standby signal (Hi: Normal operation, Lo	: Standby operation)
32 TEST1 Connect to Ground	
33 NC Open	
34 NC Open	
35 NC Open	
36 NC Open	
37 TEST2 Connect to Ground.	
38 BLH LED drive power source (Anode side)	
39 BLL LED drive power source (Cathode side) Recommended connector: Hirose Electric EH23 series [EH23-395]	

Recommended connector: Hirose Electric FH23 series [FH23-39S-0.3SHW(05)] As FCB cable has gold plated terminals, gilt finish contact shoe connector is recommended.

Product No.	DBC-24032027-1A0	REV. 2.1

Page 9 / 24



3.4 TIMING CHARACTERISTICS

3.4.1 AC Timing Characteristics

Unless otherwise noted, Ta=25°C, VDD=3.3V, VSS=0V									
Item	Symbol	Condition	Rating			Unit	Applicable		
	,		MIN	TYP	MAX		terminal		
CLK frequency	fCLK		4.4	5.6	7.0	MHz			
CLK Low period	tw1L	0.3xVDD or less	15	-	-	ns	CLK		
CLK High period	tw1H	0.7xVDD or more	15	-	-	ns			
Input Setup time	tsp		15	-	-	ns	CLK, VSYNC, HSYNC, DE,		
Input Hold time	thd		15	-	-	ns	STBYBD[05:00], D[15:10], D[25:20]		

... 101 Ta-25°C \/DD-3 3\/ \/SS-0\/

Product No. DBC-24032027-1A0


REV. 2.1


10 / 24 Page



3.4.2 AC Timing Diagrams

Switching Characteristics Wave Form





 Product No.
 DBC-24032027-1A0
 REV. 2.1
 Page
 11 / 24



3.4.3 Input Timing Characteristics

Unless otherwise noted, Ta=25°C, VDD=3.3V, VSS=0V							
ltom	Cumphed	Rating			Unit	Applicable terminal	
Item	Symbol	MIN	TYP	MAX	Unit		
CLK frequency	fCLK	4.4	5.6	7.0	MHz	CLK	
VSYNC frequency Note1	fVSYNC	54	60	66	Hz	VSYNC	
VSYNC signal cycle time	tv	324	325	348	н	VSYNC, HSYNC	
VSYNC pulse width	tw2H	1	-	-	н	101110,1101110	
Vertical back porch	tvb	2	-	14	Н	VSYNC, HSYNC, DE, D[05:00]; D[15:10], D[25,20]	
Vertical display period	tvdp	-	320	-	Н	VSYNC, HSYNC, DE, D[05:00], D[15:10], D[25:20]	
HSYNC frequency	fHSYNC	-	19.5	-	KHz	HSYNC	
HSYNC signal cycle time	th	-	287	402	CLK	HSYNC, CLK	
HSYNC pulse width	tw3H	1	-	-	CLK	HOINO, OLK	
Horizontal back porch	thb	2	-	14	CLK	HSYNC, DE, CLK, D[05:00], D[15:10], D[25:20]	
DE pulse width	tw4H	-	240	-	CLK	DE, CLK	
Horizontal display period	thdp	-	240	-	CLK	DE, D[05:00], D[15:10], D[25:20], CLK	

امرا . . 250C \/DD_2 2\/ \/SS_0\/

Note 1:The characteristic of this item is recommended as standard.


Product No.

DBC-24032027-1A0 REV. 2.1

12 / 24 Page



3.4.4 Driving Timing Chart



I. Vertical Timing





325H × 1H_ VSYNC U ,<u>1H</u>> HSYNC זר П П UTU П П П Ш П I Ш ш 2H 320H \mathbb{Z} DE D[05:00] Y2 Y1 Y3 Y4 Y318 Y319 D[15:10] D[25:20] I. Horizontal Timing fCLK=5.0MHz:256CLK fCLK=5.6MHz:287CLK fCLK=6.25MHz:320CLK 1CLK HSYNC ськ МММЛ 2 240CLK 2CL DE $\langle \rangle$ 240CLK 2CLK X237 X23 D[05:00] D[15:10] D[25:20]

3.4.5 Example of Input Timing Chart (fCLK= 5.0MHz, 5.6MHz, 6.25MHz)


I. Vertical Timing





3.5 POWER SEQUENCE

3.5.1 Power ON/OFF Sequence




- *1 DOTCLK is used for Gate array CLK on FPC VSYNC is used for Gate array's inside counter. It becomes the operation after CLK(DOTCLK),VSYNC input.
- *2 After the power supply. Please execute RESETB (refer to reset sequence)
- *3 There is no regulation at time until each signal is supplied from RESETB"H" But meanwhile, It is necessary to fix each signal to "H" or "L".
- *4 It is necessary to supply VSYNC and CLK(DOTCLK) for 20 frames or less from STBYB "L" to turning off the power supply without leaving the afterimage.

Product No.	DBC-24032027-1A0	REV. 2.1		Page	15 / 24	
			-			



3.5.2 Display ON/OFF sequence

It explains the display sequence when display ON/OFF by the STBYB signal. The following time will be needed according to the CLK cycle by the time the displays begun from the standby release.




The following time will be needed according to the CLK cycle by the time the standby sequence is ended from the standby setting. Meanwhile, DOTCLK and the VSYNC signal should keep being supplied. When DOTCLK and the VSYNC signal are stopped or the power supply is turned off to a regulated frame or less, the afterimage might remain.

STBYB	
	14frame : CLK=6.25MHz
	16frame : CLK=5.60MHz
	18frame : CLK=5.00MHz
	1 2 20frame: CLK=4.40MHz
VSYNC	
	[
DATA	Display ON 🔪 Display OFF Standby In
output	
Backlight	ON OFF

3.5.3 Reset sequence

There is a limitation between the power supply turning on and the RESETB input. Please defend the following conditions.





Ta = 25 °C

4 OPTICAL SPECIFICATION

4.1 OPTICAL CHARACTERISTICS

Measuring instruments:	CS1000 (KONICA MINOLTA), LCD7000 (OTSUKA ELECTRONICS)
	EZcontrast160D (ELDIM)
Driving condition:	VDD = 3.0V, VSS = 0V
	Optimized Vcom/c
	VLCD= Vsigpp±Vcompp /2
Backlight:	IL=10mA
Measured temperature:	$Ta = 25^{\circ} C$

	Item Symbol		Condition	MIN	ТҮР	МАХ	Unit	Note No.	Note
Response Time	Rise Time	TON	VLCD=0.7V→5.0V	-	-	40	ms	1	*
Resp Ti	Fall Time	TOFF	VLCD=5.0V→0.7V	-	-	60	ms		
Contrast Ratio	Backlight ON	CR	VLCD=0.7V/5.0V	240	400	-			
Con Ra	Backlight OFF	UK	VECD=0.7 V/3.0V	-	8.5	-		2	
	Left	θL		80	-	-	deg		
Viewing Angle	Right	θR	VLCD= 0.7V/5.0V	80	-	-	deg	3	*
Viewinę	Up	ØU	CR ≥ 10	80	-	-	deg		
	Down	ØD		80	-	-	deg		
		V90		1.3	1.6	1.9	V		
V-T T	Threshold Voltage	V50		1.8	2.1	2.4	V	4	*
		V10		2.4	2.7	3.0	V		
White	e V-T Curve			Refer to Curve	o Fig. 3 : W	hite V-T			Reference
White Chromaticity X		VLCD= 0.7V	Fig. 4: \ Range	White Chro	maticity		5		
Burn-in			image s after 2h	ceable burn should be c ours of wir display.	bserved		6		
Centre Brightness		VLCD= 0.7V	280	400	-	cd/m²	7		
Brigh	tness Distribution		VLCD= 0.7V	70	-	-	%	8	

* Measured in the form of LCD module

Product No.

.

DBC-24032027-1A0


REV. 2.1

Page 17 / 24



4.1.1 Test Method

Note	Item	Test method	Measuring instrument	Remark
1	Response time	Measure output signal waveform by the luminance meter when raster of window pattern is changed from white to black and from black to white.	LCD7000	Black display VLCD=5.0V White display VLCD=0.7V TON Rise Time TOFF Fall Time
2	Contrast ratio	Measure maximum luminance Y1 (VLCD=0.7V) and minimum luminance Y2 (VLCD=5.0V) at the centre of the screen by displaying raster or window pattern. Then calculate the ratio between these two values. Contrast ratio = Y1/Y2 Diameter of measuring point: 8mm Ø	CS1000 LCD7000	Backlight ON Backlight OFF
3	Viewing angle Horizontal θ Vertical Ø	Move the luminance meter from right to left and up and down and determinate the angles where contrast ratio is 10	EZcontrast160D	
4	V-T Threshold Value	Change VLCD by 0.1V step and plot the points where the luminance is 90% as V90, 50% as V50 and 10% as V10 of maximum luminance.	LCD7000	
5	White chromaticity	Measure chromaticity coordinates x and y of CIE1931 colorimetric system at VLCD=0.7V Colour matching faction: 2° view	CS1000	
6	Burn-in	Visually check burn-in image on the screen after 2 hours of "window display" (VLCD=0.7V/5.0V).		At optimized Vcom/C
7	Centre brightness	Measure the brightness at the centre of the screen	CS1000	
8	Brightness distribution	(Brightness distribution)= 100 x B/A % A: max. brightness of the 9 points B: min. brightness of the 9 points	CS1000	





5 BACKLIGHT SPECIFICATION

5.1 LED DRIVING CONDITIONS

Item	Symbol	Condition	Rating			Unit	Applicable
nem	Gymbol	Condition	Min	Тур	Max	onic	Terminal
Forward Current	IL25	Ta=25 °C	-	10	35	mA	
Forward Current	IL70	Ta= 70°C	-		15	mA	BLH-BLL
Forward Voltage	VL	Ta= 25°C, IL= 10mA	-	9.0	9.9	V	
Estimated Life of LED	LL	Ta= 25°C, IL= 10mA Note	-	(50,000)	-	hr	

Note:

- The lifetime of the LED is defined as a period till the brightness of the LED decreases to the half of its initial value.

- This figure is given as a reference purpose only, and not a guarantee.
- This figure is estimated for an LED operating alone.
 The performance of an LED may differ when assembled as a monitor together with a TFT panel due to different environmental temperature.
- Estimated lifetime could vary on a different temperature and usually higher temperature could reduce the life significantly.





Fig. 2: Allowable Forward Current

5.2 LED CIRCUIT





6 QUALITY ASSURANCE SPECIFICATION

6.1 DEFECTIVE DISPLAY AND SCREEN QUALITY


Observed TFT-LCD monitor from front during operation with the following conditions

Driving signal
Signal condition
Observation Distance
Illuminance
Backlight

Raster Pattern (RGB in monochrome, white black) VLCD: 0.7V, 2.1 V, 5.0V (3 Steps) 30cm 200 to 350 lx IL= 10mA

De	fect item		Defect content	Criteria
~	Line defect	Black, white or color	line, 3 or more neighboring defective dots	Not exists
Display Quality	Dot defect	TFT or CF, or dust is (brighter dot, darker High bright dot: Visil Low bright dot: Visi	on dot-by-dot base due to defective s counted as dot defect dot) ble through 2% ND filter at VLCD=5.0V ble through 5% ND filter at VLCD=5.0V rk through white display at VLCD=2.1V	Refer to table 1
	Dirt	Point-like uneven br	ightness (white stain, black stain etc)	Invisible through 1% ND filter
Quality	Foreign	Point-like $\begin{array}{c} 0.25 \text{mm} < \phi \\ 0.20 < \phi \leq 0.25 \text{mm} \\ \phi \leq 0.20 \text{mm} \end{array}$		N=0 N≦2 Ignored
Screen	c particle Liner		3.0mm <length 0.08mm<width<br="" and="">length≦3.0mm or width≦0.08mm</length>	N=0 Ignored
Š	Others			Use boundary sample for judgment when necessary

Table 1					
Area	High bright dot	Low bright dot	Dark dot	Total	Criteria
Α	0	2	2	3	Permissible distance between same color bright dots (includes neighboring dots): 3 mm or more
В	2	4	4	5	Permissible distance between same color high bright dots (includes neighboring dots): 5 mm or more
Total	2	4	4	5	



Division of A and B areas B area: Active area Dimensional ratio between A and B areas: 1: 4: 1 (Refer to the left figure)

Product No. DBC-24032027-1A0 REV. 2.1

Page 20 / 24

DENSITRON TECHNOLOGIES plc. - PROPRIETARY DATA - ALL RIGHTS RESERVED

φ(mm): Average diameter = (major axis + minor axis)/2 Permissible number: N



6.2 SCREEN AND OTHER APPEARANCE

Testing conditions Illuminance Observation distance

1200~2000 lx 30cm

	ltem	Criteria	Remark
Polarizer	Flaw Stain Bubble Dust Dent	Ignore invisible defect when the backlight is on.	Applicable area: Active area only
	S-case	No functional defect occurs	
	FPC cable	No functional defect occurs	

Product No.

DBC-24032027-1A0

7-1A0 REV. 2.1

Page 21 / 24



6.3 DEALING WITH CUSTOMER COMPLAINTS

6.3.1 Non-conforming analysis

Purchaser should supply Densitron with detailed data of non-conforming sample. After accepting it, Densitron should complete the analysis in two weeks from receiving the sample.

If the analysis cannot be completed on time, Densitron must inform the purchaser.

6.3.2 Handling of non-conforming displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of non-conforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.

 Product No.
 DBC-24032027-1A0
 REV. 2.1
 Page
 22 / 24




7 RELIABILITY SPECIFICATION

7.1 RELIABILITY TESTS

	Test Item	Test Condition	Number of failures/ number of examinations
	High Temperature Storage	Ta= 80°C 240h	0/3
	Low Temperature Storage	Ta=-30°C 240h	0/3
Durability Test	High Temperature & High Humidity Storage	Ta= 60°C, RH= 90% Non condensing 240h	0/3
bility	High Temperature Operation	Tp= 70°C 240h	0/3
ural	Low Temperature Operation	Tp= -20°C 240h	0/3
	High Temperature & Humidity Operation	Tp= 40°C RH= 90% 240h Non condensing	0/3
	Thermal Shock Storage	-30 ← → 80°C (30 min/ 30min) 100 cycles	0/3
al Test	$ \begin{array}{c} & \\ \hline \\ & \\ \\ & \\ \\ & \\ \hline \\ & \\ \\ \\ & \\ \\ \\ & \\ \\ \\ & \\ \\ \\ & \\ \\ \\ & \\$		0/3
Mechanical Environmental Test	Surface Discharge Test (non operation)	C= 250 pF, R= 100 Ω , V=± 12kV Each 5 times of discharge in both polarities on the centre of screen with the case and Touch Panel terminal grounded.	0/3
ical E	Image: Big with the second s		0/3
Mechan	E C O SUse original jig and make an impact with peak acceleration of 1000 m/s²for 6 ms with half sine-curve at 3 times to each X, Y, Z directions in conformance with JIS 60068-2- 27-1995		0/3
Packing Test	Packing Vibration-Proof Test Packing Vibration-Proof Test Packing Vibration-Proof Test $10 \rightarrow 55 \rightarrow 10$ Hz, X, Y, Z direction for each 30 minutes.		0/1 Packing
Ра Т	Packing Drop Test	Drop from 75 cm high. 1 time to each 6 surfaces, 3 edges, 1 corner	0/1 Packing

Note: Ta=ambient temperature Tp= Panel temperature



Reliability Criteria: measure following parameters after leaving the TFT at 25°C for 2 hours or more.

Item	Standard	Remark
Display quality	No visible abnormalities shall be seen	As per Quality Assurance Specification
Contrast ratio	40 or more	Backlight ON

	Product No.	DBC-24032027-1A0	REV. 2.1
--	-------------	------------------	----------

Page 23 / 24



8 HANDLING PRECAUTIONS

Safety

If the LCD panel breaks, be careful not to get the liquid crystal fluid in your mouth or in your eyes.

If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water.

Mounting and Design

Place a transparent plate (e.g. acrylic, polycarbonate or glass) on the display surface to protect the display from external pressure. Leave a small gap between the transparent plate and the display surface.

When assembling with a zebra connector, clean the surface of the pads with alcohol and keep the surrounding air very clean.

Design the system so that no input signal is given unless the power supply voltage is applied.

Caution during LCD cleaning

Lightly wipe the display surface with a soft cloth soaked with Isopropyl alcohol, Ethyl alcohol or Trichlorotriflorothane.

Do not wipe the display surface with dry or hard materials that will damage the polariser surface.

Do not use aromatic solvents (toluene and xylene), or ketonic solvents (ketone and acetone).

Caution against static charge

As the display uses C-MOS LSI drivers, connect any unused input terminal to VDD or VSS. Do not input any signals before power is turned on. Also, ground your body, work/assembly table and assembly equipment to protect against static electricity.

Packaging

Displays use LCD elements, and must be treated as such. Avoid strong shock and drop from a height.

To prevent displays from degradation, do not operate or store them exposed directly to sunshine or high temperature/humidity.

Caution during operation

It is indispensable to drive the display within the specified voltage limit since excessive voltage shortens its life. Direct current causes an electrochemical reaction with remarkable deterioration of the display quality. Give careful consideration to prevent direct current during ON/OFF timing and during operation. Response time is extremely delayed at temperatures lower than the operating temperature range while, at high temperatures, displays become dark. However, this phenomenon is reversible and does not mean a malfunction or a display that has been permanently damaged. If the display area is pushed on hard during operation, some graphics will be abnormally displayed but returns to a normal condition after turning off the display once. Even a small amount of condensation on the contact pads (terminals) can cause an electro-chemical reaction which causes missing rows and columns. Give careful attention to avoid condensation.

Storage

Store the display in a dark place where the temperature is $25^{\circ}C \pm 10^{\circ}C$ and the humidity below 50%RH.Store the display in a clean environment, free from dust, organic solvents and corrosive gases.

Do not crash, shake or jolt the display (including accessories). Product No. DBC-24032027-1A0 REV. 2.1

Page 24 / 24