

# **DATASHEET**

# 8 PIN DIP HIGH SPEED LOW INPUT CURRENT LOGIC GATE PHOTOCOUPLER EL220X SERIES



#### **Features**

- 1kV/µs min. common mode transient immunity
- Guaranteed performance from -40 to 85°C
- Wide V<sub>CC</sub> range (4.5V to 20V)
- 5Mbd typical signal rate
- Low input current (1.6mA)
- High isolation voltage between input and output (Viso = 5000 V rms)
- Pb free and RoHS compliant.
- UL 1577 approved (No. 214129)
- VDE approved (No. 40028391)
- SEMKO approved
- NEMKO approved
- DEMKO approved
- FIMKO approved

#### **Description**


The EL220X are consists of an infrared emitting diode optically coupled to a high speed integrated photo detector logic gate. It is packaged in an 8-pin DIP package and available in SMD options. The detector of EL2200 has a three state output stage and has a detector threshold with hysteresis. The three state output eliminates the need for a pull up resistor and allows for direct drive of data busses. The hysteresis provides differential mode noise immunity and eliminates the potential for output signal chatter.

#### **Applications**


- Ground Loop Elimination
- LSTTL to LSTTL or CMOS
- Line Receiver, Data Transmission
- Isolated Buss Driver
- Pulse Transformer Replacement
- Microprocessor System Interface
- Computer Peripheral Interface
- High Speed Logic Ground Isolation



# **Functional Diagram**



#### **Schematic**



## **Truth Table**

#### EL2200

Input	Enable	Output
Н	Н	Z
L	Н	Z
Н	L	Н
L	L	L

#### EL2201/02

Input	Output
Н	Н
L	L



# Absolute Maximum Ratings (T<sub>A</sub>=25℃)

	Parameter	Symbol	Rating	Unit
	Forward Current	I <sub>F</sub>	50	mA
Input	Reverse Voltage	V <sub>R</sub>	5	V
	Three State Enable Voltage	V <sub>E</sub>	20	V
	Output Current	Io	25	mA
Output	Output Voltage	Vo	20	V
	Supply Voltage	V <sub>cc</sub>	20	V
Total Pad	ckage Power dissipation(Note 1)	P <sub>T</sub>	210	mW
Isolation	Voltage (Note 2)	V <sub>ISO</sub>	5000	V rms
Operating	g Temperature	T <sub>OPR</sub>	-40 ~ +85	°C
Storage 7	Temperature	T <sub>STG</sub>	-55 ~ +125	°C
Soldering	g Temperature (Note 3)	T <sub>SOL</sub>	260	°C



**Electrical Characteristics** ( $T_A$  = -40 to 85°C,  $V_{CC}$  = 4.5V to 20V,  $I_{F(ON)}$  = 1.6mA to 5mA,  $V_{EH}$  = 2V to 20V,  $V_{EL}$  = 0V to 0.8V,  $I_{F(OFF)}$  = 0mA unless otherwise specified) (Note 4)

Input

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Forward Voltage	$V_{F}$	-	1.4	1.7	V	$I_F = 5mA$
Reverse Voltage	$V_R$	5.0	-	-	V	I <sub>R</sub> = 10μA
Temperature Coefficient of Forward Voltage	$\Delta V_F / \Delta T_A$	-	-1.8	-	mV/°C	I <sub>F</sub> =10mA
Input Capacitance	$C_{IN}$	-	60	-	pF	V <sub>F</sub> =0, f=1MHz

Output

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
High Level Supply	laa	-	2.3	4.5	mA	$V_{CC}$ =5.5V $I_F$ =5mA, $I_O$ =Open
Current	I <sub>CCH</sub> -		3	6	ША	V <sub>CC</sub> =20V V <sub>E</sub> =Don't care
Low Level Supply	1 .	-	3.7	6	mΛ	$V_{CC}$ =5.5 $V_{I_F}$ =0mA, $I_O$ =0pen
Current	I <sub>CCL</sub>		4.5	7.5	mA	V <sub>CC</sub> =20V V <sub>E</sub> =Don't care
High Level Enable Current(EL2200 only)	I <sub>EL</sub>	-	- 0.1	-0.32	mA	V <sub>E</sub> =0.4V
		-	-	20		$V_E=2.7V$
Low Level Enable Current(EL2200 only)	I <sub>EH</sub>	-	-	100	μΑ	V <sub>E</sub> =5.5V
		-	0.005	250		$V_E=20V$
High Level Enable Voltage(EL2200 only)	$V_{EH}$	2.0	-	-	V	
Low Level Enable Voltage(EL2200 only)	V <sub>EL</sub>	-	-	0.8	V	



**Transfer Characteristics** ( $T_A$  = -40 to 85°C,  $V_{CC}$  = 4.5V to 20V,  $I_{F(ON)}$  = 1.6mA to 5mA,  $V_{EH}$  = 2V to 20V,  $V_{EL}$  = 0V to 0.8V,  $I_{F(OFF)}$  = 0mA unless otherwise specified) (Note 4)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condit	ion
Output Leakage	I	-	1.5	100	μA	V <sub>O</sub> =5.5V	V <sub>CC</sub> =4.5V
Current	I <sub>ОНН</sub>		2	500	μΛ	V <sub>O</sub> =20V	I <sub>F</sub> =5mA
Low Level Output Current	$V_{OL}$	-	0.33	0.5	V	$V_{CC} = 4.5V, I_F=0mA, V_E=0.4V, I_{OL}=6.4mA$	
Input Threshold Current	I <sub>FT</sub>	-	-	1.6	mA	$V_{CC} = 4.5V, V_{O} = 0$ $V_{E} = 0.4V, I_{OL} = 6.$	·
Logic High Output Voltage	$V_{OH}$	2.4	V <sub>CC</sub> -1.8	-	V	$I_{OH} = -2.6 \text{mA}$	
Lligh Impedance State	$I_{OZL}$	-	-	-20	μΑ	$V_{O} = 0.4V, I_{F} = 5m$	$_{1}A, V_{EN} = 2V$
High Impedance State Output Current		-	=	20		$V_0 = 2.4V$	I 5 A
(EL2200 only)	I <sub>OZH</sub>	-	-	100	μΑ	V <sub>O</sub> = 5.5V	$I_F = 5mA,$ $V_{EN} = 2V$
	•	-	-	500		V <sub>O</sub> = 20V	- VEN - 2 V
Logic Low Short Circuit		25	-	-	m Λ	$V_{\rm O} = V_{\rm CC} = 5.5 \rm V$	$I_F = 0mA$
Output Current	I <sub>OSL</sub>	40	-	-	mA	$V_O = V_{CC} = 20V$	(Note 5)
Logic High Short Circuit	la	-10	-	-	mA	V <sub>CC</sub> = 5.5V	$I_F = 5mA$ , - $V_O = GND$
Output Current	I <sub>OSH</sub>	-25	-	-	111/3	V <sub>CC</sub> = 20V	(Note 5)
Input Current Hysteresis	I <sub>HYS</sub>	-	0.03	-	mA	V <sub>CC</sub> = 4.5V	



**Switching Characteristics** ( $T_A$  = -40 to 85°C,  $V_{CC}$  = 4.5V to 20V,  $I_{F(ON)}$  = 1.6mA to 5mA,  $I_{F(OFF)}$  = 0mA unless otherwise specified) (Note 4)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	
Propagation Delay Time to Output High Level	T <sub>PLH</sub>	-	100	300	ns	(Note 6&8) , Fig. 11	
Propagation Delay Time to Output Low Level	$T_{PHL}$	-	105	300	ns	(Note 7&8), Fig. 11	
Output Rise Time	t <sub>r</sub>	-	45	-	ns	(Note 9), Fig. 11	
Output Fall Time	t <sub>f</sub>	-	10	-	ns	(Note 10), Fig. 11	
Enable Propagation Delay Time to Output High Level (EL2200 only)	t <sub>PZH</sub>	-	20	-	ns	Fig. 12	
Enable Propagation Delay Time to Output Low Level (EL2200 only)	t <sub>PZL</sub>	-	25	-	ns	Fig. 12	
Disable Propagation Delay Time to Output High Level (EL2200 only)	t <sub>PHZ</sub>	-	130	-	ns	Fig. 12	
Disable Propagation Delay Time to Output Low Level (EL2200 only)	$t_{PLZ}$	-	35	-	ns	Fig. 12	
Common Mode Transient Immunity at Output High	СМн	1000	-	-	V/μS	$I_F=5mA$ $V_{OH}(Min.)=2V$ $ V_{CM} =50V$ $(Note 11)$ $V_{CC}=5V$	
Common Mode Transient Immunity at Output Low	CM <sub>L</sub>	1000	-	-	V/µS	$I_F$ =0mA $V_{OL}$ (Max.)=2V (Fig. 13) (Note 12)	



### **Typical Electro-Optical Characteristics Curves**

Figure 1. Input Forward Current vs. Forward Voltage




Figure 3. Input Threshold Current vs. Ambient Temperature




Figure 5. Logic High Output Voltage vs. Supply Voltage




Figure 2. Output Voltage vs. Input Forward Current




Figure 4. Logic Low Output Voltage vs. Ambient Temperature




Figure 6. Logic High Output Current vs. Ambient Temperature




Figure 7. Propagation Delay vs. Ambient Temperature




Figure 9. Typical Logic Low Enable Propagation Delay vs. Temperature.




Figure 8. Typical Logic Low Enable Propagation Delay vs. Temperature.






Figure 10. Rise, Fall Time vs Ambient Temperature





The Probe and Jig Capacitances are Included in  $C_1$  and  $C_2$  All Diodes are 1N916 and 1N3064.

R <sub>1</sub>	2.25ΚΩ	1.2ΚΩ	720Ω
I <sub>E(ON)</sub>	1mA	3mA	5mA




Fig. 11 Test Circuit and Waveforms for  $t_{\text{PLH}},\,t_{\text{PHL}},\,t_{\text{r}},$  and  $t_{\text{f}}\,(\text{Note 13})$ 




Fig. 12 Test Circuit and Waveform for  $t_{PHZ}$  and  $t_{PLZ}$ ,  $t_{PLZ}$  and  $t_{PZL}$ 




Fig. 13 Test Circuit Common Mode Transient Immunity (Note 13)





Fig. 14 Recommended LSTTL to LSTTL Circuit. (Note 13)

Fig. 15 LSTTL to CMOS Interface Circuit. (Note 13)








Fig. 17 Series LED Drive With Open Collector Gate.  $(4.7K\Omega \text{ Resister Shunts I}_{OH} \text{ from the LED})$ 

#### Note

- 1. Derate total package power dissipation, PT, linearly above 70°C free air temperature at a rate of 4.5 mW/°C.
- 2. AC for 1 minute, R.H.= 40 ~ 60% R.H. In this test, pins 1, 2, 3 & 4 are shorted together, and pins 5, 6, 7 & 8 are shorted together.
- 3. For 10 seconds.
- 4. The VCC supply must be bypassed by a 0.1µF capacitor or larger. This can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible to the package V<sub>CC</sub> and GND pins.
- 5. Duration of output short circuit time should not exceed 10 ms.
- 6. t<sub>PLH</sub> Propagation delay is measured from the 50% level on the LOW to HIGH transition of the input current pulse to the 1.3 V level on the LOW to HIGH transition of the output voltage pulse.
- 7. t<sub>PHL</sub> Propagation delay is measured from the 50% level on the HIGH to LOW transition of the input current pulse to the 1.3 V level on the HIGH to LOW transition of the output voltage pulse.
- 8. When the peaking capacitor is omitted, propagation delay times may increase by 100 ns.
- 9. t<sub>r</sub> Rise time is measured from the 10% to the 90% levels on the LOW to HIGH transition of the output pulse.
- 10. t<sub>f</sub> Fall time is measured from the 90% to the 10% levels on the HIGH to LOW transition of the output pulse.
- 11.  $CM_H$  The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the HIGH state (i.e.,  $V_{OUT} > 2.0V$ ).
- 12. CM<sub>L</sub> The maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the LOW output state (i.e., V<sub>OUT</sub> < 0.8V).
- 13. For testing EL2201/02 the enable pin must be floating.



#### **Order Information**

#### **Part Number**

EL2200Y(Z)-V EL2201Y(Z)-V EL2202Y(Z)-V

#### Note

Y = Lead form option (S, S1, M or none)

Z = Tape and reel option (TA, TB or none).


V = VDE (optional)

Option	Description	Packing quantity
None	Standard DIP-8	45 units per tube
М	Wide lead bend (0.4 inch spacing)	45 units per tube
S (TA)	Surface mount lead form + TA tape & reel option	1000 units per reel
S (TB)	Surface mount lead form + TB tape & reel option	1000 units per reel
S1 (TA)	Surface mount lead form (low profile) + TA tape & reel option	1000 units per reel
S1 (TB)	Surface mount lead form (low profile) + TB tape & reel option	1000 units per reel




# Package Dimension (Dimensions in mm)

### **Standard DIP Type**




#### **Option M Type**






## **Option S Type**




## **Option S1 Type**






# **Recommended Pad Layout for Surface Mount Leadform**



# **Device Marking**




# **Notes**

EL denotes EVERLIGHT
2200 denotes Device Number
Y denotes 1 digit Year code
WW denotes 2 digit Week code
V denotes VDE (optional)




# **Tape & Reel Packing Specifications**

# Option TA




Direction of feed from reel

# Option TB



Direction of feed from reel

# **Tape Dimension**




Dimension No.	Α	В	Do	D1	E	F
Dimension(mm)	10.4±0.1	10.0±0.1	1.5+0.1/-0	1.5±0.25/-0	1.75±0.1	7.5±0.1
Dimension No.	Ро	P1	P2	t	W	К



#### **Precautions for Use**

#### 1. Soldering Condition

1.1 (A) Maximum Body Case Temperature Profile for evaluation of Reflow Profile



Note: Reference: IPC/JEDEC J-STD-020D

#### **Preheat**

150 °C Temperature min (T<sub>smin</sub>) Temperature max (T<sub>smax</sub>) 200°C Time  $(T_{smin} \text{ to } T_{smax})$   $(t_s)$ 60-120 seconds

Average ramp-up rate (T<sub>smax</sub> to T<sub>p</sub>) 3 °C/second max

# Other

Liquidus Temperature (T<sub>L</sub>) Time above Liquidus Temperature (t L) 60-100 sec

Peak Temperature (T<sub>P</sub>)

Time within 5 °C of Actual Peak Temperature: T<sub>P</sub> - 5°C

Ramp- Down Rate from Peak Temperature

Time 25°C to peak temperature

Reflow times

217 °C

260°C

30 s

6°C /second max.

8 minutes max.

3 times



## **DISCLAIMER**

- 1. Above specification may be changed without notice. EVERLIGHT will reserve authority on material change for above specification.
- 2. When using this product, please observe the absolute maximum ratings and the instructions for using outlined in these specification sheets. EVERLIGHT assumes no responsibility for any damage resulting from use of the product which does not comply with the absolute maximum ratings and the instructions included in these specification sheets.
- 3. These specification sheets include materials protected under copyright of EVERLIGHT corporation. Please don't reproduce or cause anyone to reproduce them without EVERLIGHT's consent.